Pat Pisano is the STTD Engineering Manager at Intel Corporation based in Portland, Oregon, United States.
Pat Pisano
STTD Engineering Manager at Intel Corporation in Portland, Oregon, United States
Verified profile
p***@intel.com
Job Title
STTD Engineering Manager
Company
Intel Corporation
Location
Portland, Oregon, United States
Seniority
Manager
Work Email
p***@intel.com
Pat's full work email still locked
Free account. Verified against live company records.
You'll unlock:
- Pat's full verified work email
- LinkedIn and full company profile
Colleagues at Intel Corporation
Other verified contacts at Intel Corporation.
Stephen ByrneProcess Engineer at Intel CorporationOliver DMDF Analyst | Intel Sales Process Team at Intel CorporationAfua AmponsahSenior Process Engineer at Intel CorporationMohammad Mojahidself at Intel CorporationEvelyn NoseEng. Tech at Intel CorporationAlfred GarciaProduct Test Engineer at Intel CorporationKunal VaidyaComponent Design Engineer at Intel CorporationSam McNearEngineering Tech at Intel Corporation
Other people named Pat Pisano
Different professionals who share this name.
Frequently asked
What is Pat Pisano's email address?
Pat Pisano's work email follows the pattern p***@intel.com. Reveal it free.
What does Pat Pisano do?
Pat Pisano is the STTD Engineering Manager at Intel Corporation.
Where is Pat Pisano based?
Portland, Oregon, United States.
Who is the STTD Engineering Manager at Intel Corporation?
Pat Pisano.
Get Pat Pisano's verified contact details
Reveal the full work email and more. Free to start.
Try ScraperCity Free →