Jeevan Kaurani is the FPGA/ASIC Design Engineer at Atria Logic Inc based in Bengaluru, Karnataka, India.
Jeevan Kaurani
FPGA/ASIC Design Engineer at Atria Logic Inc in Bengaluru, Karnataka, India
Verified profile
Job Title
FPGA/ASIC Design Engineer
Company
Atria Logic Inc
Location
Bengaluru, Karnataka, India
Seniority
Entry
Free account. Verified against live company records.
You'll unlock:
- Jeevan's full verified work email
- LinkedIn and full company profile
Colleagues at Atria Logic Inc
Other verified contacts at Atria Logic Inc.
Dixesh PatelVerification Engineer at Atria Logic IncRamesh DVLSI Design Verification Engineer at Atria Logic IncShinod CTRAINEE ENGINEER at Atria Logic IncAkshay CVerification Engineer at Atria Logic IncSubha SMTS 1 at Atria Logic IncPragya SaraswatVerification Engineer at Atria Logic IncRavikumar PSystem Administrator at Atria Logic IncNithya ThiruvalluruVLSI verification engineer at Atria Logic Inc
People similar to Jeevan Kaurani
Other FPGA/ASIC Design Engineers you can reach.
Other people named Jeevan Kaurani
Different professionals who share this name.
Frequently asked
What does Jeevan Kaurani do?
Jeevan Kaurani is the FPGA/ASIC Design Engineer at Atria Logic Inc.
Where is Jeevan Kaurani based?
Bengaluru, Karnataka, India.
Who is the FPGA/ASIC Design Engineer at Atria Logic Inc?
Jeevan Kaurani.
Get Jeevan Kaurani's verified contact details
Reveal the full work email and more. Free to start.
Try ScraperCity Free →